• About
    • Login
    View Item 
    •   Institutional Repository Home
    • Electronic Theses and Dissertations
    • Electronic Theses and Dissertations
    • View Item
    •   Institutional Repository Home
    • Electronic Theses and Dissertations
    • Electronic Theses and Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of Institutional RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsDepartmentThis CollectionBy Issue DateAuthorsTitlesSubjectsDepartment

    My Account

    LoginRegister

    Mitigation Of Soft Errors In ASIC-Based and FPGA-Based Logic Circuits

    Srinivasan, Varadarajan
    : https://etd.library.vanderbilt.edu/etd-03272006-092638
    http://hdl.handle.net/1803/11480
    : 2006-03-27

    Abstract

    With ever decreasing device feature sizes, subsequent generations of semiconductor logic circuits are more vulnerable to ionizing radiation effects when compared to their predecessors. Single Event Upsets (SEUs) and Single Event Transients (SETs) induced in Application Specific Integrated Circuits (ASICs) and Field Programmable Gate Arrays (FPGAs) are a major concern for designers. In an ASIC, a single event strike can corrupt the data being processed, whereas in a FPGA, a single event strike can induce both data and functionality errors. Traditional radiation hardening techniques for ASICs and FPGAs aim to harden the circuit as a whole. Techniques like Triple Mode Redundancy (TMR), temporal redundancy, scrubbing, and reconfiguration involve significant penalties (sometimes greater than 3X). In commercial and non-critical applications, a 3X penalty cannot be tolerated. Further, most of the commercial and non-critical applications may not require a fully hardened implementation. In this thesis alternative soft error mitigation techniques are presented which improve reliability while minimizing penalties in area and performance. Part I of the thesis deals with soft error mitigation in ASICs. A two-level (VHDL and SPICE) simulation methodology is used to identify sensitive cells in a 4-bit Arithmetic and Logic Unit (ALU). A selective hardening approach is used to harden the ALU by targeting only the most sensitive cells. Trade-offs between reliability and area penalty are presented. Part II of the thesis discusses soft error mitigation in FPGAs. A 16-bit single instruction issue processor is designed with Error Detection and Correction (EDAC). Two different error detection codes (Berger Check Prediction and Remainder and Parity Check) are compared against TMR. Area and performance results of the EDAC techniques are presented.
    Show full item record

    Files in this item

    Icon
    Name:
    Varadarajan_Srinivasan_Thesis_ ...
    Size:
    740.6Kb
    Format:
    PDF
    View/Open

    This item appears in the following collection(s):

    • Electronic Theses and Dissertations

    Connect with Vanderbilt Libraries

    Your Vanderbilt

    • Alumni
    • Current Students
    • Faculty & Staff
    • International Students
    • Media
    • Parents & Family
    • Prospective Students
    • Researchers
    • Sports Fans
    • Visitors & Neighbors

    Support the Jean and Alexander Heard Libraries

    Support the Library...Give Now

    Gifts to the Libraries support the learning and research needs of the entire Vanderbilt community. Learn more about giving to the Libraries.

    Become a Friend of the Libraries

    Quick Links

    • Hours
    • About
    • Employment
    • Staff Directory
    • Accessibility Services
    • Contact
    • Vanderbilt Home
    • Privacy Policy