• About
    • Login
    View Item 
    •   Institutional Repository Home
    • Electronic Theses and Dissertations
    • Electronic Theses and Dissertations
    • View Item
    •   Institutional Repository Home
    • Electronic Theses and Dissertations
    • Electronic Theses and Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browse

    All of Institutional RepositoryCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    Statistical fault injection and analysis at the register transfer level using the Verilog procedural interface

    Toomey, Corey Thomas
    : https://etd.library.vanderbilt.edu/etd-04082011-122234
    http://hdl.handle.net/1803/12059
    : 2011-04-12

    Abstract

    Soft errors are becoming an increasingly important issue in today’s microelectronics industry. With decreasing transistor sizes and increasing transistor counts, it is simply not efficient to harden every circuit module against soft errors. Thus a designer must selectively harden the most vulnerable modules of a design. This thesis addresses the need for a non-invasive, portable, and easy to use software tool for determining the architectural-vulnerability factor (AVF) of a given design and its sub-modules. Fault injection and analysis is carried out at the register-transfer level to cut down on simulation time and simulation space. The Verilog-procedural interface (VPI) is used to implement the fault injection and error detection. Testing has been carried out on an ASIC design with 1.1 million flip-flops and an eight-bit microprocessor. Simulation results for 1,500 runs of the ASIC and 50,000 runs of the microprocessor are used to estimate AVF for the designs and their sub-modules. Other relevant results to help determine the vulnerability of a circuit module, such as error latency, benign errors, and silent errors, are also evaluated. A designer can then use this data to select the most vulnerable sub-modules or architectural structures of a design for hardening against soft errors.
    Show full item record

    Files in this item

    Icon
    Name:
    ToomeyCT_Thesis_Final.pdf
    Size:
    707.8Kb
    Format:
    PDF
    View/Open

    This item appears in the following collection(s):

    • Electronic Theses and Dissertations

    Connect with Vanderbilt Libraries

    Your Vanderbilt

    • Alumni
    • Current Students
    • Faculty & Staff
    • International Students
    • Media
    • Parents & Family
    • Prospective Students
    • Researchers
    • Sports Fans
    • Visitors & Neighbors

    Support the Jean and Alexander Heard Libraries

    Support the Library...Give Now

    Gifts to the Libraries support the learning and research needs of the entire Vanderbilt community. Learn more about giving to the Libraries.

    Become a Friend of the Libraries

    Quick Links

    • Hours
    • About
    • Employment
    • Staff Directory
    • Accessibility Services
    • Contact
    • Vanderbilt Home
    • Privacy Policy